The UPFC is simulated in this test system under different operating conditions using both the detailed and "reduced" models and diverse control strategies.
I. INTRODUCTION
In recent years, there has been growing interest in the use of Flexible AC Transmission Systems (FACTS) controllers in power transmission applications [1] . One FACTS controller in particular, the Unified Power Flow Controller (UPFC), is capable of concurrently or selectively controlling transmission line power flows, voltage magnitudes and phase angles in a power system [2] , [3] . Hence, it is expected that its use and control applications will grow, particularly in new deregulated markets where simultaneous, independent and fast controls of active and reactive power flows are an asset. The UPFC controller brings major benefits in steady state operation of power systems as well as in emergency situations, where it will be possible to rapidly and effectively redirect power flows and/or damp power oscillations [4] . A ± 320 MVA, 138 kV UPFC has been recently commissioned for the American Electric Power [5] , [6] , and another project involving a ± 200 MVA, 345 kV UPFC is just under way. The latter is being referred to as a Convertible Static Compensator and is about to be installed by the New York Power Authority (NYPA) [7] .
A. UPFC Modeling
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voltage source added in series with the transmission line, plus two current sources added in shunt to balance the power flow through the controller. The UPFC model given in [10] is made up of two ideal synchronous voltage sources connected in shunt and series to the transmission line. In [11] , the external macro capabilities of a popular power system analysis software are used to model the UPFC using a coupled-source model, as series voltage source models are generally not available in commercial power system software packages. A model in [12] properly represents the dc part of the device; but the losses in the converter circuits are not included. All these papers lack an adequate validation of the proposed models, which are not compared to a detailed UPFC model under realistic study situations typically encountered in transient stability analysis.
The current report addresses the outstanding UPFC modeling problems by proposing and validating a transient stability and power flow model of the UPFC based on the ideas presented in [13] . The model for the UPFC is developed using a power balance equation that couples the shunt and series ac/dc converters through its common dc link, as well as through their physical system connections, as initially proposed in [14] . The proposed controller model is then validated by comparing it to a detailed model that includes all switching devices as well as their corresponding snubbers, by means of realistic simulations of typical transient stability conditions carried out in the EMTP for a detailed 11-bus test system.
B. UPFC Controls
This report also deals with the issues of adequate controls and applications of the UPFC, based on the many references available in the literature that discuss different studies and applications of the UPFC using a variety of tools, controls and models. Thus, [6] illustrates the operation of the UPFC under fault conditions using a TNA to demonstrate how a UPFC significantly influences the steady state and dynamic operation of a power system. The impact of the UPFC on voltage stability, tested on a multi-machine test system using an inhouse developed program, is discussed in [15] . In [16] , the effect of a UPFC on the transient stability margins of a power system is analyzed; the results in this case are obtained using a simple test system modeled in NETOMAC. SIMULINK is used in [17] to evaluate the effect of a UPFC control strategy to damp power oscillations. In [18] , a decoupled PQ controller of active (P) and reactive (Q) power is proposed, whereas in [19] , the authors propose a simpler P-Q controller, based on a decomposition of the series injected voltage of the UPFC, discussing the way the different controller limits should be handled within the proposed controls.
Based on these papers and results, the current report investigates the UPFC capabilities in power oscillation damping mode using the detail model implemented in the EMTP, proposing simple and effective controls for both shunt and series converters.
The report is structured as follows: In Section II, the UPFC basic operating and control principles are briefly described; the basic issues related to the implementation of the UPFC models in the EMTP are also discussed here. The proposed transient stability and power flow model is presented and thoroughly justified in this section as well, presenting the equations and limit handling procedures needed to adequately represent the UPFC in both transient stability and power flow programs. Section III discusses various control strategies for both shunt and series converters of the UPFC. The results obtained from various simulations in a 11-bus test system for detailed EMTP and stability models under different control strategies are presented and compared in Section IV. Finally, Section V summarizes the main contributions of the report and suggests future research directions.
II. UPFC MODELING
The basic structure and operation of the UPFC is well known and described in numerous technical publications. For this reason, the basic operation of a UPFC is only explained briefly here; the interested reader is referred to [20] , [21] for more information on this subject.
The UPFC is made out of two voltage-source converters (VSC) with semiconductor devices having turn-off capability, sharing a common dc capacitor and connected to a power system through coupling transformers. The basic UPFC structure is depicted in Fig. 1 . This figure represents both pulse-width modulation (PWM) and phase control strategies.
The main objective of the series converter is to produce an ac voltage of controllable magnitude and phase angle, and inject this voltage at fundamental frequency into the transmission line, exchanging real and reactive power at its ac terminals through the series connected transformer. The shunt converter provides the required real power at the dc terminals; thus, real power flows between the controller shunt and series ac terminals through the common dc link. The reactive power is generated/absorbed independently by each converter and does not flow through the dc link [2] , [3] .
There are two basic control strategies that can be utilized to control the switching of the semiconductor switches in the converters, i.e., PWM and phase controls. GTO switches operate adequately at the "low" switching frequencies required in phase control, but present high losses at the "high" switching frequencies needed for PWM control. However, recent advances in high voltage IGBT technology have led to the development of the Integrated Gate Commutated Thyristor (IGCT), which is basically an optimum combination of thyristor and GTO technology at low cost, low complexity, and high efficiency [22] . It can handle higher switching frequencies with 
relatively low losses, allowing for the practical implementation of PWM control methodologies. The phase control approach involves properly multiconnected phase-shifted converters with a common dc source and coupled through appropriate magnetic circuits. In an actual UPFC implementation, this technique is used to connect 4 multi-level converters operating in a 48-pulse structure to generate almost harmonic-free voltage output waveforms. The PWM technique, on the other hand, is based on fast switching of semiconductor switches to produce an output voltage waveform with low harmonic content, which depends on the number of notches per cycle. The advantage of this technique is that it allows independent and easy control of active and reactive power components, provided that the dc voltage is kept constant and sufficiently high.
A. Detailed EMTP Model
In this report, the converter controllable switches are modeled using a general EMTP-TACS controllable switch model, while the corresponding diodes are modeled using the diode model provided in the EMTP [23] . These are all ideal switches; hence, to somewhat account for losses in the converter circuit and satisfy basic connection requirements in the EMTP a resistor between two switches is inserted.
The UPFC simulated here is made out of two VSCs with a Sinusoidal PWM (SPWM) controller. The modulation ratio that specifies the harmonic content in the output voltage waveform is kept at a moderate level of 15 to make the study realistic. The PWM reference signal is made of two sinusoidal waveforms, at fundamental frequency waveform and the second one at the third harmonic, so that the fundamental component of the converter output voltage is increased [24]. Even and triple harmonics are not present on the output voltage waveform, and 13 th , 17 th , 29 th , 31 st harmonics are reduced using passive filters placed on the secondary side of the transformers.
The UPFC shunt and series transformers are modeled as banks of three ideal single-phase two-winding transformers with no saturation. The transformer ratings are calculated according to the permissible maximum shunt current, maximum shunt voltage, maximum series (transmission line) current and maximum series inserted voltage, as shown in Section IV. Except for the maximum shunt voltage, which is defined by the kV rating of the power system, the other parameters are defined based on design and operating conditions [6] .
B. Transient Stability Model
In balanced conditions, the converter output voltage waveform is basically a fundamental frequency sinusoid, given the presence of harmonic filters. Hence, the VSCs can be accurately represented as voltage sources operating at fundamental frequency for transient and steady state stability studies, where transient oscillations are in the order of 2-3 Hz under balanced operating conditions (quasi-steady-state operation). Consequently, the UPFC may be modeled as illustrated in Fig.  2 .
This model is based on a power balance technique, similar to the one proposed in [21] and used in [13] to develop a STATCOM model, i.e.,
Thus, the three-phase instantaneous power flowing into the shunt converter from the ac bus, neglecting transformer losses and assuming fundamental frequency and balanced conditions, can be represented by
where V k δ k is the rms phasor of the sinusoidal sending-end voltage v k , and I sh θ sh is the rms phasor of the converter's sinusoidal current. Observe that the instantaneous three-phase power is the same as the average power for a balanced system. For the series branch, the three-phase instantaneous power flowing into the series converter under fundamental frequency, balanced conditions is represented by
where I l θ l is the rms phasor value of the ac line current i l , and It is important to point out that these phasors are defined with respect to the system reference; however, in the actual implementation of the UPFC controller, the converter sinusoidal voltage v i sh is typically referred to the controller shunt or sending-end bus voltage v k , i.e.,
For the series phasor voltage, the controls are designed in this report assuming that v ise is synchronized with respect to the receiving-end bus voltage v l , i.e.,
These facts must be kept in mind when implementing the controls of the UPFC, as discussed in the next section, and when implementing the corresponding model in any simulation program. AC losses, which are basically the result of switching losses, can be approximately modeled using series resistors R sh and R se in both converters, and dc losses may be represented with a resistor R C = 1/G C connected in shunt with the dc capacitor. These losses have been typically ignored in previous proposed models for the UPFC; however, these resistors are indispensable to have the stability model reproduce the actual behavior of the detailed model. In this case, the UPFC power balance equation (1), assuming real power flow from the shunt converter to the series converter, may be given by
where a sh and a se are the shunt and series transformers voltage ratios, and V dc is the average dc capacitor voltage. Hence, from equations (2), (3) and (6), it follows that the UPFC dc voltage V dc in the transient stability model can be defined by the following nonlinear differential equation:
Equation (7) can be significantly simplified if the ac losses represented by R se and R se are neglected; however, this introduces errors in the model, especially for PWM control, given the "high" ac switching losses. In this case, the equation can be readily transformed into
Here, k sh and k se are defined based on a Fourier analysis of the converters' output voltages v i sh and v ise , respectively. Since V i sh and V ise are the corresponding rms values, these can be expressed as
where m sh and m se represent the amplitude modulation indices in PWM control of the shunt and series converters, respectively. Based on equations (7) and (10), the transient stability model of Fig. 2 , including the controls, which are discussed in detail in the next section, can be represented by the following p.u. set of equations that can be readily introduced in any simulation program:
Most of these variables have been previously defined and are clearly depicted in Fig. 2 . The admittances are defined as G + jB = (R + jX) −1 , for both converters. The control system variables are represented here by x c1 , which stands for the internal control variables (e.g., ∆α in Fig. 6 ), and by x c2 , which represents the system variables already defined and that are affected by the control (e.g., V k in Fig. 6 ); these variables change depending on the type of control used. The variable u represents the set points of the controller, which in the case of Fig. 2 
T . Finally, the control system equations are represented here by f (·), which may be linear or nonlinear depending on the type of controls used on the converters. The UPFC stability model proposed here was also simulated in the EMTP to compare its behavior with respect to the detailed model, illustrating the response to changes in the control orders and sudden changes in the power system (e.g., 3-phase faults) for both models. The shunt and series connected transformers are modeled in the same manner for both the detailed and stability models, i.e., they are lossless and saturation free. The dc voltage V dc was represented through its differential equation (8), which includes the resistor R C and the capacitance C, which are not physically included in the model but just represented in the equation. The instantaneous voltages v k and v l at the shunt and series terminals of the UPFC are traced with the help of a fundamental frequency voltage tracking system, so that the VSCs can be represented in the EMTP using controllable voltage sources based on equations (4) and (5), respectively. The amplitudes of the voltage sources are calculated using (4) and (5) . The voltage phase angles α and β come into the model as an output of the UPFC control blocks and are calculated within TACS; the same applies to the amplitude modulation indices m sh and m se for both shunt and series converters.
C. Steady state Model
The steady state model can be obtained from the transient stability model of equations (11) and the corresponding controls, which are discussed at length in the next section, resulting in the following set of equations:
Observe that control droops can be readily introduced into these equations [25] . For example, to introduce a typical STATCOM type steady state voltage control variation, the first equation in (12) can be replaced by
where X SL represents the control droop in p.u. (typically 2-3%).
It is important to properly model the controller limits to obtain reliable results in steady state studies by considering the actual current limits in both converters, which are the main limiting factor in VSC-based FACTS controllers [25] . Also other physical system limits such as limits on the power transferred by the device and the series voltage V need to be accoundet for, in that they constrain the control capabilities of the UPFC, as discussed in [19] . Besides the actual physical limits, the relationships among the different variables as well as the available variables and equations of the particular model have to be addressed, so that a consistent and hence solvable set of equations is available. Thus, considering that the controls of the shunt and series converters are basically decoupled, when a limit is reached in a variable in one of the converters, another variable corresponding to the same converter has to be released for consistency of the nonlinear set of equations.
For the shunt converter, which controls the sending-end voltage V k and the dc voltage V dc , if a current limit is reached, only one variable, V k or V dc , can be released from the set of equations (12), otherwise there is no steady-state solution, which is clearly inconsistent with the actual controller operation. Thus, assuming and that resistive losses are small in the proposed model, the following p.u. relationships can be readily obtained: This basically indicates that, under usual steady state, normal operating conditions, where ac voltages are around their nominal values, i.e., about 1 p.u., P sh ≈ − sin(∆α)/X sh and I sh ≈ 2 Q sh /X sh . Hence, the converter current I sh is strongly coupled to the reactive power flow and hence the bus voltage magnitude V k , whereas the controller's power transfer capabilities and hence the dc voltage V dc are directly influenced by the phase shift ∆α, as this variable basically defines the power flow and thus the charging and discharging of the capacitor. Therefore, the switching strategies depicted in Fig. 3 can be defined, where if a limit is reached, the corresponding variable is fixed and the associated variable is released. For example, if current I sh reaches its maximum limit, equation (12) . When a given variable recovers, control over the corresponding associated variable is regained; for example, when the voltage V k is back within the controlling range, i.e., V k reaches the value of V k ref , the converter regains voltage control (V k − V k ref = 0) and the current I sh is again allowed to change. It is important to allow the controller to recover realistically from limit conditions. The recovery logic is directly associated with the way the different controlled and controlling variables behave at their limits and after these are applied, which is straightforward in the case of the shunt converter, but significantly more complex in the case of the series converter, as discussed below.
The relationships among the different variables are different for the shunt than for the series converter, given the fact that both series converter voltage and current are strongly associated with both controlled variables of the device, i.e., P l and Q l (or V l ). In [19] , this issue is discussed at length, assuming that the terminal voltages of the line to which the UPFC is connected do not change. However, this is not necessarily always the case; in that the receiving-end bus would typically be weaker than the sending-end bus, and may require some reactive support that can be supplied by the UPFC. To explain how the different control and controlling variables and limits interact as V l changes, a series of plots are used here, illustrating how all of these variables vary. Assuming that the basic limits on the series converter are on the line current I l and the series injected voltage V , based on the same typical p.u. values proposed in [19] (i.e., a constant sending-end voltage V k δ k = 1.015 10
• , Z l = 0.01 + j0.1, and a constant δ l = 0), equations (12) can be used to obtain the plots shown in Fig. 4 , for which the following observations can be made:
• For typical controlled power flow values of P l = 1 and Q l = 0.5, the line current I l increases as V l decreases, whereas the series injected voltage V generally increases as V l deviates from its approximate 1 p.u. value.
• If I l is limited and P l is controlled, Q l decreases as V l decreases, whereas V tends to decrease or increase for a small decrease or increase of V l around 1 p.u., respectively.
• If V is now limited and P l is controlled, Q l increases as V l decreases, whereas I l tends also to decrease or increase for a corresponding decrease or increase of V l around 1 p.u.
• Finally, for limits on I l and V l , P l decreases or increases for a decrease or increase, respectively, of V l around 1p.u., whereas Q l decreases for the same type of variations in V l .
Since the main task of the series converter is to regulate the active power flow, if one of the two variables I l or V reaches a limit, P l is controlled while Q l is set by the corresponding limits. The limit handling strategy depicted in Fig. 5 may be implemented for a decrease in voltage V l ; for voltage increases exactly the opposite strategy should be implemented. Finally, the modulation indices m sh and m se are kept below one p.u. to prevent overmodulation, which would increase the harmonic content in the output signals [24] . Limits on these variables, and hence k sh and k se in equations (12) , can be handled as follows:
• For the shunt converter, if a limit in k sh is reached, ac voltage control is lost and hence V l is freed to change, as in the case of current limits. The option of transition to phase control mode, by controlling the bus voltage V k through the phase angle shift ∆α and freeing the dc voltage, as would be done in a STATCOM is not preferred. It would create problems for the series converter, which relies on having a steady dc voltage to control the active power flow in the line, a more important control function for the UPFC than controlling the sending-end bus voltage.
• For the series converter, limits on k se can be accommodated as limits on the series inserted voltage V , since these two variables are tightly coupled. This steady state model is currently being implemented in the voltage stability analysis tool UWPFLOW [26] .
III. CONTROL OF UPFC
Due to the inherent and unique characteristics of the UPFC to independently control active and reactive powers, the control strategies of the controller can vary significantly. However, in most cases, the UPFC will likely be used to control its sending bus voltage magnitude by locally generating or absorbing reactive power, and to control power flows on the transmission line by regulating the magnitude and phase angle of the series injected voltage. This control mode is referred to as Automatic Voltage Control Mode for the shunt converter, and Automatic Power Flow Control Mode for the series converter [6] . In some cases, the series converter in Constant Voltage Mode would be preferred since it is presumed that Automatic Power Flow Mode could make post fault recovery and consequent power oscillations worst, unless the UPFC is equipped with power/frequency oscillation damping control.
This section concentrates on explaining some of the existent controls that have been proposed to implement the typical UPFC control modes, as well as presenting and justifying some variations to implement other control strategies such as receiving-end voltage control and power/frequency oscillation damping control.
A. Shunt Converter Controls
The shunt converter has basically two duties: to control the voltage magnitude V k at the sending-end bus by generating/absorbing reactive power, and to supply/receive real power at the dc terminals as demanded by the series converter, which can be achieved by directly controlling the dc voltage V dc . Any excess or deficit of real power at the dc terminals increases or decreases the dc voltage, respectively. The resultant simple and effective shunt converter controller is depicted in Fig. 6 , and is basically the same as proposed in [13] as a STATCOM control.
The shunt converter ac and dc voltages are controlled using two separate PI controllers. The first PI controller directly controls the ac sending-end bus voltage V k through the modulation index m sh , since the output voltage magnitude V i sh is directly proportional to the amplitude modulation index m sh as shown in (10) . The dc voltage, on the other hand, is controlled by the second PI controller that directly varies the phase angle α, as the converter's output voltage is phase-locked to the UPFC sending-end bus voltage v k . Thus, when α < δ k (∆α < 0), the converter output voltage lags the bus voltage and hence the dc capacitor charges, whereas when α > δ k (∆α > 0), the converter ac voltage leads the bus voltage and hence the capacitor discharges.
The limits on these controls are based on equations (14) . Hence, as the current is strongly coupled to the voltages and reactive power flow, its limits define the limits of the first PI controller. However, in this case, the modulation index is typically limited to 0 ≤ m sh ≤ 1 to avoid over-modulation, i.e., to reduce the harmonic content in the converter output by operating the converter within the linear region [24] ; this imposes additional limits on the controller output.
Limits on the phase angle difference ∆α, which represent limits on the active power transfer capability of the controller as discussed in the previous section, are directly implemented on the second PI controller. In theory, the phase shift can vary within −90
• ≤ ∆α ≤ 90
• , corresponding to the maximum active powers that can be transferred by the device as seen in (14) . However, converter losses, which introduce a phase shift between the converter output voltage and the ac bus voltage, reduce in practice the range of the phase shift ∆α variation depending on the characteristics of the converter. For example, for the system and converter used to test the models and controls presented here, the limits chosen for the phase shift are −25
• ≤ ∆α ≤ 25 • , as these allow for an effective control of the UPFC used in the test system.
B. Series Converter Controls
Two different control schemes for the series converter were implemented and tested to evaluate their performance.
1) Power and Voltage Control:
The first control scheme is a modified version of a control proposed in [19] and is illustrated in Fig. 7 . In this case, the typical Automatic Power Flow Control Mode for the series converter is slightly modified, as the series converter voltage is varied to control the active power flow on the line P l , as originally proposed, and to control the receiving-end bus voltage V l , instead of the typical control of the reactive power flow on the line Q l . The following assumptions are used in the design of this controller:
1) The receiving-end phasor voltage V l δ l is used as the system reference. Hence, the converter voltage and line current can be decomposed into two components with respect to this phasor, i.e.,
where the P components are in phase with the receivingend voltage phasor, whereas the Q components lag 90
• this voltage phasor. With this assumption, the active and reactive line powers P l and Q l may be approximated, neglecting the line impedance, by
2) Neglecting resistive losses in the line and series converter transformer, the voltage relationships in Fig. 2 can be written as
In typical potential applications of the UPFC, it may be assumed that the line terminal voltages do not significantly change, since the transmission line would connect two large systems. However, it has to be kept in mind that this would not be the case when one of the systems is weak, as in the case of the test system discussed in Section IV, where the UPFC is installed on one of the parallel lines feeding a load, thus making it difficult to properly tune the proposed control. Under this assumption, the following approximate relationships can be readily obtained:
where A and B are constants representing the real and imaginary parts of
From (16) and (18), one can obtain
where D = X/V l is assumed constant. This equation is used to set up the control system for the series converter. 3) Finally, based on the straightforward observation that voltage magnitudes are control variables that are intuitively simpler to define than reactive powers, and that there is a strong coupling between these two variables, the control based on (19) can be modified so that the controlled variable is not the reactive power on the line Q l but the receiving-end voltage V l . This final empirical assumption was confirmed by tests run on the EMTP, observing that both reactive power and terminal voltage controllers had a similar performance, as expected. Choosing limits for these controls is more complex than for the shunt converter. However, the same control limit strategy previously defined for the steady-state model of these controls can be applied, i.e., if a converter current or voltage limit is reached, block the control of voltage/reactive power (the second block corresponding to V P in Fig. 7) , and control active power until a limit on the other variable is reached. For simplicity, the results presented in this report were obtained by directly applying limits to the modulation index m se and phase shift angle ∆β, which are the basic outputs of these controls.
2) Active and Reactive dq Control: The second control scheme, proposed in [18] for a d-q decomposition of the ac input signals, is directly implemented here. It should be noted that all signals needed for this controller such as sendingend voltage magnitude V k , receiving-end voltage magnitude V l , dc voltage V dc , and line current I l are measured and then transformed into a p.u. d-q synchronously rotating reference frame; the control signals obtained by this transformation are assumed to be all dc. The control block is depicted in Fig. 8 . Since this control does not make any major assumptions regarding the behavior of the host system, it is expected to perform better when used in "weak" systems. This is confirmed by the results obtained for the test system discussed in Section IV.
As with the previous controls, a similar logic can be applied here to enforce converter current and voltage limits, keeping in mind that active power control is the main objective of the converter. However, for simplicity in this report, limits are directly applied to the control outputs m se and ∆β.
C. Power/Frequency Oscillation Control
Finally, the modulation controller of Fig. 9 , which was originally proposed in [17] , is used to damp power/frequency oscillations. This control directly uses the slip ∆ω of any given machine to modify the active power signal reference P l in any one of the two power controls proposed above for the series converter. The problem with applying this controller in large systems is choosing the most appropriate machine. In practical systems, it is better to use local power or frequency signals to damp oscillations; however, the problem then is whether the controller location is appropriate for having any significant damping of the oscillations [27] , considering that the controller location is not typically chosen with this sole objective in mind.
IV. TEST RESULTS
A test system initially introduced in [23] is modified and used here to validate the proposed UPFC models and controls. The 11-bus test system is shown in Fig. 10 , and consists of an ideal voltage source behind an equivalent Thevenin impedance, a generator with its AVR, a transmission system modeled using distributed-parameter line models, and impedance loads. The main part of the transmission system is composed of two transmission branches; the lower transmission branch has two parallel ac lines with identical parameters but different length, with the Bus 4-Bus 8 line being slightly longer than the Bus 11-Bus 8 line. In steady state and without the UPFC being present to redirect the power flow, the active power flow is almost equally distributed between the two parallel lines; 150 MW on the Bus 4-Bus 8 line and 165 MW on the Bus 11-Bus 8 line. The voltage magnitudes in the system are within the typical permissible limits of 0.95-1.05 p.u. for all buses.
After some EMTP simulations and careful assessment of the UPFC role in the sample system, it was determined that the UPFC would be used to increase the power flow in the Bus 11-Bus 8 line from 165 MW to 315 MW, i.e., almost double it, so that in the case of a fault or an outage of the Bus 4-Bus 8 line, the UPFC would be able to supply for the full load. If the UPFC is considered to have two identical six-pulse converter, the ratings of the shunt and series converters, as well as of the accompanying transformers, should be calculated considering the full load line current needed to supply a 300 MW, 70 Mvar load at nominal voltage, i.e., 773 A. The series inserted voltage is assumed to be 1/3 (33 %) of the power system voltage rating, i.e., the maximum magnitude of the series converter voltage would be 76.67 kV, neglecting the voltage drop on the series transformer leakage reactance X se . This voltage is chosen assuming that it produces a desired line current and a steady state amplitude modulation over 0.8, so that the harmonic content of the output voltage waveforms is kept low. Based on these figures, the rating of the series converter/transformer should be √ 3 76.67 kV 773 A ≈ 100 MVA, which also defines the rating of the shunt converter/transformer. For the simulations, however, a 200 MVA rating was used to increase the power transfer capabilities of the UPFC and thus avoid problems associated with transfer limits on the controller at full loading conditions during the simulations.
Although this would significantly increase converter costs, it simplifies the simulation and comparison processes, which is one of the main goals of this report. The shunt and series transformer leakage reactances are assumed to be 14.5 %.
The UPFC is located at the beginning of the lower ac parallel line to control the power flow. The power system is subjected to different perturbations to simulate both detailed and transient stability models of the UPFC. Thus, the following cases are studied on the test system:
1) The load at the end of the UPFC branch is increased in three steps until reaching full load. For this test studies, the power-voltage control scheme depicted in Fig. 7 is used to control the series inserted voltage for both detailed and transient stability models. 2) A 3-phase fault through an impedance is applied at Bus 6, which is in close proximity to the UPFC. The same proposed control scheme of Fig. 7 is used here to control the active power flow in the transmission line and the bus voltage magnitude at the load side. 3) Finally, the UPFC is used to damp oscillations on the generator output power caused by the 3-phase fault at bus 6. The active and reactive power flow in the transmission line was controlled using the control scheme shown in Fig. 8 .
A. Variable Load
Load variations at 5s and 6s are simulated on Bus 10 to demonstrate the behavior of the UPFC detailed and transient stability models, and to validate the proposed model for smalldisturbance stability analysis. The relatively large initial time was chosen to let initial transients die down, so that better comparisons between the two models can be performed, as the start-up processes on both models are fairly distinct due to the significant modeling differences.
The UPFC shunt converter is designed to keep the sendingend voltage at 1.0 p.u., whereas the dc voltage is kept at 22 kV. The series converter varies the magnitude and phase angle of its voltage to maintain the active power on the transmission line at 210 MW, and to keep the voltage magnitude at the receiving-end of the line at 0.97 p.u. The results obtained for both detailed and transient stability models are presented on Fig. 11 . As it can be observed, both models present basically similar trends. It is interesting to notice that the UPFC, due to tight voltage regulation at the sending and receiving-ends, basically works as a phase shifter introducing a series inserted voltage of appropriate magnitude and phase angle between the two ends of the line.
To bring closer the responses of both UPFC models, a transfer function 1/(1+S T c ) with converter time constant T c , was introduced in the transient stability model, immediately before the control outputs m sh , ∆α, m se and ∆β, to slow down its response. This additional transfer function was necessary due to the rather different time responses of these two models, as there are no delays due to all the switching in the reduced model. Other than that, the control systems for both models are basically the same.
To simplify the calculations needed to set up the transient stability model, all converter losses were concentrated on the dc resistance R C , and the ac resistors were neglected, i.e., R sh = R se = 0, which certainly introduces some minor errors in the simulation. The actual values of these resistors, as well as the reactances X sh and X se , can be computed from the steady state equations (12) , based on a steady state point obtained from the detailed simulation. The reactances X sh and X se in the simulations presented here were represented directly by the converter transformers, but these should be computed when implementing the model in a transient stability program. It is important to highlight the fact that converter losses change for different steady state operating points, due to the changing switching conditions of the VSC; hence, it was necessary to compute a different value of R C for each load step.
The series converter control used in these simulations was not easy to tune. The main reason for this problem is that this control scheme relies on having strong reactive support on the receiving-end of the line, i.e., a V l voltage that is not very sensitive to the line flows, as discussed in Section III, which is clearly not the case in the current test system.
B. Three-phase Fault
A 3-phase fault through an impedance is applied at Bus 6 at 4s for full loading conditions at Bus 10. Nine cycles after the fault, i.e., at 4.15 s, the circuit breaker between Buses 4 and 5 is opened, clearing the fault and disconnecting the load at Bus 7. The generator at bus 3, which has an AVR to keep its terminal voltage at 1.0 p.u., recovers successfully after clearing the fault, as it can be seen on the corresponding waveforms depicted in Fig. 12 . The series converter continues to control active power flow and voltage magnitudes at the receiving-end voltages using the same control scheme used in the previous simulations. As in the previous study case, the shunt converter maintains the sending-end voltage and the dc voltage at 1.0 p.u. and 22 kV, respectively, while the active power in the transmission line is kept at 240 MW, and the voltage magnitude at the receiving-end at 0.97 p.u. The parallel ac line delivers the rest of the load demand, i.e., 60 MW for a total load power of 300 MW.
C. Power Oscillation Damping
The Automatic Power Flow Control Mode is changed to a Power Oscillation Damping Control Mode by simply allowing the active power reference to change according to the changes in generator speed, as explained in the previous section. The simulations in this case were carried out using the detailed UPFC model and the dq-based series converter control depicted in Fig. 8 . The reason for carrying out the studies with the detailed model only is to make sure that the oscillation control capabilities are not affected by any major modeling approximations, and thus test the realistic capabilities of the controller. The change in control structure, on the other hand, is due to the fact that this control shows better performance than that used in the previous two simulations, because it does not rely on having a constant voltage on the receiving-end of the line, as discussed in Section III.
The results depicted in Figs. 13 and 14 show that, by allowing the UPFC to counteract the changes in the generator output power, the oscillations caused by the 3-phase fault at Bus 6 are quickly controlled. The generator phase angle oscillations are damped faster and, hence, the system appears to be more stable. However, observe that the power oscillations on the lines have actually increased, to compensate for the reduced oscillation in the generator, which creates a problem for the load connected at the end of the corresponding transmission branch.
V. CONCLUSIONS
This report proposes and fully justifies novel and fairly complete transient stability and steady state models for the UPFC, including a detail description of the proper handling of limits in the controller. The models are successfully validated by obtaining similar results in the EMTP for various operating conditions of a test system for both reduced and detailed models of the controller.
The report also presents a detailed description of various PWM-based control structures and strategies for the UPFC, comparing qualitatively and quantitatively their performance, determining the advantages and shortcomings of these controls. Novel and simple controls are proposed and analyzed for both UPFC series and shunt converters.
The proposed models can be directly implemented in any software package that has some external programming capabilities, or can be readily integrated in any power flow, voltage stability, and/or transient stability programs, as the authors are currently doing. It should be noted that the model is independent of the type of control used in the UPFC; the results were obtained for a PWM-based control techniques, but other control strategies such as phase angle control can be implemented without any changes to the model.
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